澳大利亚专利AU2013224322A1 High voltage current switch circuit

专利PDF首页>>澳大利亚专利

专利附录

专利说明

权利要求

类似技术

同族专利

引用文献

法律状态

优先权

专利摘要:
The present invention relates to a high voltage switch circuit, comprising an input port adapted to receive a pulse type input current and an output port, which can be used selectively to conduct an output current to a corresponding electrical load. The switch circuit comprises a buffer stage adapted to sense the input voltage at said input port and to provide a buffered voltage that follows said input voltage. The switch circuit comprises complementary switches electrically connected between said input port and said output port and a voltage level translator electrically connected with said switches, said buffer stage and a control terminal that provides a control signal. The voltage level translator provides suitable gate voltages at the gate terminals of said switches, so that the operation of these latter can be controlled by said control signal.
公开号:AU2013224322A1
申请号:U2013224322
申请日:2013-02-11
公开日:2014-08-21
发明作者:Maurizio FERRARIN；Luca LOMBARDINI；Rune Asbjoern THORSEN
申请人:Fond Don Carlo Gnocchi Onlus；
IPC主号:H03K3-57

专利说明:
WO 2013/124178 PCT/EP2013/052672 HIGH VOLTAGE CURRENT SWITCH CIRCUIT DESCRIPTION The present invention relates to an electronic circuit of analog type, which can be of integrated type or realized with discrete components. In particular, the present invention relates to a high voltage switch circuit for switching current signals, namely pulse type current signals, between an input port and a selectable output port. In many applications, for example in the biomedical sector, multiplexers are used when it is necessary to supply a desired current signal to an output port, which can be activated selectively. Italian patent application nr. M12007A000595 describes a high voltage pulsed current generation circuit for a neuromuscular electrical stimulator. This document shows the use of a multiplexer having an input port adapted to receive a pulse type current signal, generated by a stimulation circuit, and a plurality of output ports, each of which can be selected to provide said current signal to a corresponding pair of stimulation electrodes. Multiplexers, substantially of a type similar to the one described above, can also be used in biomedical applications of different type, such as in ultrasonic scanning apparatus. Often, these devices do not have satisfactory galvanic isolation to ground of the output ports. In many devices, even if intended for use, for example, in biomedical applications, in which the presence of effective galvanic isolation is a very important design requirement, it is possible to encounter the presence of non-negligible leakage currents to ground. The intensity of said leakage currents increases, generally not linearly, with the voltage at the terminals of the input/output port. Many prior art multiplexers have high power consumption, both in stand-by mode and during operation, which increases significantly if high voltages are present at the terminals of the input/output ports. Another example of electronic stimulation device is disclosed in patent US5052391. In this document, an electronic circuit to provide high voltage, high rise-time, and charge balanced current pulses is disclosed. This electronic circuit does not actually have current multiplexing functionalities but it basically provides for the splitting of one output for a parallel connection with a plurality of output channels. Moreover, such a circuit shows relevant drawbacks in terms of weight and size, since multiple transformers have to be used to transfer the energy of a stimulation pulse to the corresponding 1 WO 2013/124178 PCT/EP2013/052672 output channels. The overall bulkness of such a system makes it difficult to use in portable stimulators. Further, the output current supplied to each output port is often subject to relevant waveform distortions due to the currents adsorbed by the adopted switching devices. The main object of the present invention is to provide a switch circuit, which is capable of overcoming the drawbacks described above. A further object of the present invention is to provide a switch circuit that can be controlled by logic type signals to switch an input current towards a selectable output port. A further object of the present invention is to provide a switch circuit, in which input and output terminals have high impedance to ground for voltages within the specification ranges. A further object of the present invention is to provide a switch circuit having low quiescent and active power consumption for voltages within the specification ranges. A further object of the present invention is to provide a switch circuit that can be supplied by high voltage power supplies. A further object of the present invention is to provide a switch circuit that is easy to produce at industrial level, as an integrated circuit or as a discrete component circuit, at competitive costs with respect to prior art devices. These objects, together with other objects that will be more apparent from the subsequent description and from the accompanying drawings, are achieved, according to the invention, by a high voltage switch circuit according to claim 1, proposed hereafter, and the related dependent claims which refer to preferred embodiments of the present invention. Further characteristics and advantages of the present invention will be more apparent with reference to the description given below and to the accompanying figures, provided purely for explanatory and non-limiting purposes, wherein: - Fig. 1A, 1B illustrate block diagrams showing the general operation and structure of the high voltage switch circuit, according to the present invention; - Fig. 2 illustrates a block diagram of a multiplexer comprising the high voltage switch circuit, according to the present invention; - Fig. 3 illustrates a block diagram of the output stage included in an embodiment the high voltage switch circuit, according to the invention; - Fig. 4 schematically illustrates the buffer stage included in the high voltage switch circuit, according to the invention; - Fig. 5-6 illustrate in more details the circuit structure of the output stage of the high voltage switch circuit, in the embodiment shown in Fig. 3. 2 WO 2013/124178 PCT/EP2013/052672 With reference to the aforesaid figures, the present invention relates to a high voltage switch circuit 1. The high voltage switch circuit 1 is particularly adapted for use in a muscular or neuromuscular electrical stimulator and it will now be described with reference to such an implementation for simplicity of exposition. However, this is not intended to limit in any way the scope of the present invention. In fact, the switch circuit 1 can be used in different biomedical applications, for example in an ultrasonic devices, or in other types of devices in which it is necessary to selectively activate a plurality of current controlled ports, such as micro-electromechanical devices or systems (MEMS). Referring to Fig.s 1A-1B, the switch circuit 1 comprises an input port IN adapted to receive an input current IIN. The input current IIN is predefined and is generated by a current generator circuit 500, electrically connected with a pair of terminals (positive and negative) IN- and IN of the input port IN. The input current IIN has a pulse type waveform, preferably of unipolar type. The switch circuit 1 comprises an output port 01 that can receive the input current IIN and conduct an output current ILI to a corresponding electrical load L 1 . The switch circuit 1 is capable of directing the input current IIN to the output port 01, when this latter is selected to conduct the output current 'LI to the load L 1 . An input voltage VIN is present between the terminals IN- and IN of the input port IN, which is a function of the input current IIN and of the downstream equivalent impedance seen from the terminals of the input port IN. The input voltage VIN can assume high values, for example values of a few hundreds of volts in an electrical stimulator. The switch circuit 1 comprises an electronic buffer stage BUF that is electrically connected to the input port IN. The buffer stage BUF is adapted to sense the input voltage VIN, at the terminals IN-, IN- of the input port IN, and to supply, at a buffer output BF, a buffered voltage VBUF, which follows the sensed input voltage VIN. The switch circuit 1 comprises complementary switches T 1 , T 2 that operate as current switches and are electrically connected between the input port IN and the output port 01. The switch circuit 1 comprises a first control terminal K 1 for providing a first control signal C1 of logic type (for example at GV and 3.3V). 3 WO 2013/124178 PCT/EP2013/052672 Preferably, the switch circuit 1 is operatively associated with an electronic control stage COM adapted to generate the control signal C 1 and send it to the control terminal K 1 , connected thereto. In some embodiments of the present invention, the control stage COM may be physically included in the switch circuit 1. Preferably, the control stage COM may comprise a digital processing device, for example a microprocessor, or a shift register or another circuit of similar type. The switch circuit 1 comprises a first voltage level translator A 1 that is electrically connected with the buffer stage BUF, with the switches T1, T2 and with the control terminal K 1 . The voltage level translator A 1 is adapted to provide a first and second gate voltage Vpi, VP2 respectively at a first and second gate terminal G 1 , G 2 of the first and second switch T1, T2 to control said switches through the control signal C1. Depending on the control signal C1, the switches T1, 1T2 enable or disable the flow of the input current IIN from the input port IN to the output port 01, thus providing or blocking a current path from the input port IIN to the output port 01 for the input current IIN. The connectivity between the input port IN and each output port 01 is determined by the control signal C1 that selects the output port 01 to receive the input current IIN. The output current provided by the switches T1, T2 is thus equal to (IIN * CI) where C 1 is a logic signal having logic values equal to 0 or 1. The adoption of the voltage level translator A 1 for providing the gate voltages Vpi, VP2 is quite advantageous since it allows to properly set the voltage across the gate-source junctions of the switches T1, T2 in order to make it possible to control (in particular to turn on) said switches through the control signal C1. The switches T1, T2 are in fact transistors in which the voltage across the gate-source junction may vary, since they have the source terminals electrically connected with the terminals of the input port IN. As shown in Fig. 1B and 3, the switches T1, T2, the voltage level translator A 1 and the input terminal K 1 form an output circuit NET 1 that is comprised in an electronic output stage M 1 of the switch circuit 1. The output stage M 1 is electrically connected to the input port IN, the buffer stage BUF, the output port 01 and preferably to the control stage COM. According to a preferred embodiment of the present invention (Fig. 4), the buffer stage BUF comprises a circuit structure divided into two sections, substantially symmetrical with respect to ground. Each of the aforesaid sections comprises a sensing circuit B 1 , B 2 arranged in such a manner as 4 WO 2013/124178 PCT/EP2013/052672 to sense the voltage of a corresponding terminal IN, IN- of the input port IN, and a voltage follower circuit F 1 , F 2 , arranged in such a manner that the voltage of the positive and negative terminals BF+, BF of the buffer output BF follow the sensed voltage. This solution makes it possible to maintain a high impedance to ground for the input port IN and the buffer output BF, the voltages at the terminals of which are floating with respect to ground. The buffer output BF provides, between the terminals BF+, BF, the buffered voltage VBUF that follows the variations of the voltage VIN at the terminals IN, IN- of the input port IN. This makes it possible to power the voltage level translator A 1 with high voltages (Vpp and VNN) that are different from VIN, thereby without introducing significant distortions (for example due to unwanted current absorptions) in the input current IIN, when this latter flows toward the output port 01. In a first section, the buffer stage BUF preferably comprises a first sensing circuit B 1 and a first follower circuit F 1 . Preferably, the sensing circuit B 1 is electrically connected with the positive terminal IN+ of the input port IN, with the sensing node Si and with a first power supply Vcc. The sensing circuit B 1 senses the voltage of the positive terminal IN+ of the input port IN and establishes an offset with respect to this voltage to compensate the threshold gate-source voltage of a transistor T 9 of the voltage follower circuit F 1 and prevent an unwanted conduction of the switch T 1 . Preferably, the sensing circuit B 1 comprises a Zener diode D 2 1 and a capacitor Z 2 1 , connected in parallel between the positive terminal IN+ and the sensing node S1. The diode D 2 1 advantageously prevents from over-voltages at the sensing node S1 while the capacitor Z 2 1 maintains the voltage offset with respect to the voltage of the positive terminal IN. Preferably, the sensing circuit B 1 comprises a resistor R21 and a diode D 2 4 electrically connected in series between the power supply Vcc and the sensing node S1. The voltage follower circuit F 1 is electrically connected with the sensing node Si, with the positive terminal BF+ of the buffer output BF and with a second power supply Vpp, which is a high voltage power supply. In the voltage follower circuit F 1 , the voltage of the positive terminal BF+ substantially follows the voltage of the positive terminal IN+. Preferably, the voltage follower circuit F 1 comprises the transistor T 9 , for example an n-type enhancement mode MOSFET, connected between the power supply Vpp and ground through 5 WO 2013/124178 PCT/EP2013/052672 the resistor R 2 3 . The transistor T9 has the gate terminal connected with the sensing node Si, the drain terminal connected with the power supply Vpp and the source terminal connected with the terminal BF* and to a resistor R 23 , in turn connected with ground. Operation of the first section of the stage BUF is now described in greater detail. When there is no current flow towards the load L 1 (e.g. the input current IIN has no current pulses) the sensing node Si is at a voltage approximately equal to Vcc. The voltage of the terminal BF* is therefore approximately equal to VIN minus the voltage drop on the network composed of the circuit elements D 2 1 , Z 21 , D2 4 and R 2 1 and the voltage VGsth(T 9 ), i.e. the threshold gate-source voltage of the transistor T9. The voltage of the sensing node Si follows the voltage of the terminal IN, so that the voltage of the terminal BF+ follows the voltage of the terminal IN+ and the switch T1 is in an OFF state. If there is a current flowing toward the load L 1 (i.e. the switch T1 is in an ON state), the voltage of the terminal IN+ depends substantially on the voltage drop across said load. In this case, the voltage variations at the terminal IN+ are sensed by the sensing circuit B 1 and followed by the voltage at the terminal BF+. A second section of the buffer stage BUF preferably has a circuit structure substantially symmetrical to that of the first section described above, which comprises a second sensing circuit B 2 and a second follower circuit F 2 . Preferably, the sensing circuit B 2 is electrically connected with the negative terminal IN of the input port IN, with a second sensing node S2 and with a third power supply VDD. The sensing circuit B 2 senses the voltage of the negative terminal IN of the input port IN and establishes a voltage offset with respect thereto to compensate the threshold gate-source voltage of a transistor Tio of the voltage follower circuit F 2 and prevent an unwanted conduction of the switch T2. Preferably, the sensing circuit B 2 comprises a Zener diode D 22 and a capacitor Z 22 , connected in parallel between the negative terminal IN and the sensing node S2. The diode D 2 2 advantageously prevents from over-voltages at the sensing node S2 while the capacitor Z 2 2 maintains the voltage offset with respect to the voltage of the negative terminal IN-. Preferably, the sensing circuit B 2 comprises a resistor R 2 6 , and a diode D 2 3 electrically connected in series between the power supply VDD and the sensing node S 2 . The follower circuit F 2 is electrically connected with the sensing node S 2 and with the 6 WO 2013/124178 PCT/EP2013/052672 negative terminal BF- of the buffer output BF. In the follower circuit F 2 , the voltage of the negative terminal BF- substantially follows the voltage of the negative terminal IN. Preferably, the follower circuit F 2 comprises the transistor T10, for example a p-type enhancement mode MOSFET, connected between a fourth power supply VNN, which is a high voltage power supply, and ground through the resistor R 2 4 . In the transistor T10, the gate terminal is connected with the sensing node S2, the drain terminal is connected with the power supply voltage VNN and the source terminal of the transistor T10 is electrically connected with the terminal BF- and to a resistor R 2 4 , in turn connected with ground. Operation of the second section of the stage BUF is substantially similar to that of the first section. When there is no current flow toward the load L 1 (e.g. the input current IIN does not have current pulses), the sensing node S 2 is at a voltage approximately equal to VDD. The voltage of the terminal BF- is therefore approximately equal to VIN minus the voltage drop on the network composed of the circuit elements D 2 2 , Z 2 2 , D 2 3 and R 26 and the voltage VGsth(T1O), i.e. the threshold gate-source voltage of the transistor Tio. The voltage of the sensing node S 2 follows the voltage of the terminal IN, so that the voltage of the terminal BF- follows the voltage of the terminal IN- and the switch T2 is in OFF state. If there is current flow toward the load L 1 (i.e. the switch T2 is in ON state), the voltage of the terminal IN depends substantially on the voltage drop across said load. In this case, the voltage variations at the terminal IN- are sensed by the sensing circuit B 2 and followed by the voltage at the terminal BF-. The buffer stage BUF is thus capable to supply a buffered voltage VBUF that follows the input voltage VIN with a small power consumption and negligible distortions of the input current IIN. The structure of the first output circuit NET 1 , in a preferred embodiment of the switch circuit 1 of the present invention (Fig. 3 and 5), is now described in greater detail. As mentioned above, the output circuit NET 1 comprises the switches T1, T2, the voltage level translator A 1 and the control terminal K 1 . Preferably, the output circuit NET 1 comprises a first output Y1 electrically connected with the output port 01. The first output Y 1 comprises a pair of terminals (positive and negative) Yj, Y 1 - electrically connected with a pair of terminals (positive and negative) 01, Of of the output port 01. 7 WO 2013/124178 PCT/EP2013/052672 As shown in Fig. 3, the output Y1 is electrically connected with the output port 01 in such a manner that the output current ILI, which is supplied by the output port 01 to the corresponding electrical load L 1 , has a waveform with the same polarity as the input current IIN. In this case, the terminals Y1J, Y 1 - of the output Y1 are electrically connected with the terminals 01(, Of of the output port 01 with direct polarity, i.e. with the positive terminal Y1' electrically connected with the positive terminal 01( and the negative terminal Y1- electrically connected with the negative terminal Of of the output port 01. Of course, the output Y 1 may be electrically connected with the output port 01 in such a manner that the output current 'LI has a waveform with reversed polarity with respect to the input current IIN. The switch T1 is electrically connected between the positive terminal IN- of the input port IIN and the positive terminal Yi' of the output Y1 and the switch T2 is electrically connected between the negative terminal IN- of the input port IIN and the negative terminal Y 1 - of the output YI. The switches T1 and T2 are complementary and are preferably field effect transistors (J-FETs or MOSFET), respectively of p- and n- enhancement mode type. Advantageously, the transistors T1 and T2 are arranged to have the drain terminals electrically connected with the terminals Y1' and Y 1 - and the source terminals electrically connected with the terminals IN- and IN-, respectively. In this way, when the transistors T1 and T2 are in conduction state (switches T1 and T2 in ON state), the input current IIN can flow from the terminals of the input port IN to the terminals of the output Y 1 . Instead, when the two transistors T1 and T2 are in cut-off state (switches T1 and T2 in OFF state), the passing of the input current IIN toward the output Y1 is prevented. As mentioned above, the voltage level translator A 1 is advantageously adapted to control the switches T1 and T2 through the control signal C 1 . The voltage level translator A 1 is electrically connected between the terminals (positive and negative) BF+, BF- of the buffer output BF and with the gate terminals G 1 , G 2 of the switches T1 and T2. The voltage level translator A 1 comprises a first polarization circuit including the circuit series of the resistor R 1 , the third transistor T3, the resistor R 2 , the fourth transistor T4 and the resistor R 3 . The transistors T3, T4 are preferably bipolar junction transistors (BJT), respectively of npn 8 WO 2013/124178 PCT/EP2013/052672 and pnp type, and are adapted to enable/prevent flow of a first polarization current IP1 along said first polarization circuit. The transistors T3, T4 are arranged in such a manner to be controlled by the terminal K 1 , according to the state of the control signal C1. Preferably, the transistor T3 has its collector terminal electrically connected with the resistor
R
1 , which is in turn connected in series with the positive terminal BF* of the buffer output BF, and is connected with the control terminal K 1 , at the base terminal thereof. Instead, the transistor T4 has the base terminal connected to ground and the collector terminal electrically connected with the resistor R 3 , which is in turn connected in series with the negative terminal BF of the buffer output BF. The transistors T3 and T4 have their emitter terminals connected with the terminals of the resistor R 2 . As an alternative, the transistors T3, T4 may have their base terminals connected to the ground and to the terminal K 1 , respectively. Preferably, the voltage level translator A 1 comprises a first circuit network to protect the switches T1 and T2 (in particular their gate terminals G 1 , G 2 ) against over-voltages. This protective network advantageously comprises first and second over-voltage protection elements D 1 and D 2 (preferably Zener diodes) that are respectively connected between the gate terminals G 1 , G 2 of the transistors T1 and T2 and the terminals IN- and IN of the input port IN. Preferably, the voltage level translator A 1 also comprises some stabilizing circuit elements, such as the resistor R 5 and the capacitor Z 1 , connected in parallel with the resistor R 2 , and the protection resistor R 4 and R6, connected in series with the base terminals of the transistor T3 and T4, respectively. Operation of the output circuit NET 1 is now described in greater detail. Let us assume that the output circuit NET 1 is initially in a deactivated or stand-by state and the terminal K 1 receives a control signal C1 at "low" logic level. The transistors T3 and T4 are in the cut-off state and there is no flow of the polarization current Ipi. If the input current IIN does not have any current pulses, the voltage at the terminal BF* is approximately Vcc-VGs(T9) while the voltage at the terminal BF is approximately VDD VGs(Tio), where VGs(T9) and VGs(Tio) are the gate-source voltages of the transistors T9 and Tio, respectively. If the input current IIN has a current pulse, the voltage at the terminals BF+ and BF increases 9 WO 2013/124178 PCT/EP2013/052672 up to VPP and VNN respectively. In both cases, as there is no flow of the polarization current Ip, the voltage level translator A 1 provides gate voltages Vpi, VP2 to the gate terminals G 1 , G 2 , such as to maintain the switches T1 and T2 in the cut-off state. From the above, it is evident how, with a control signal C1 at a "low" logic level, whatever the voltage VIN and the input current IIN (within the specification range of the circuit), the switches T1 and T2 remain in the OFF state and the input current IIN cannot flow toward the output YI. The output circuit NET 1 is therefore maintained in deactivated or stand-by state. When the terminal K 1 receives a control signal C 1 at "high" logic level, the transistors T3 and T4 are taken to conduction state and the polarization current Ip1 can flow. In this situation, before the switching of the transistors T3, T4 is completed, the voltage at the terminals BF* and BF- initially tends to increase up to Vpp and VNN respectively. Due to the voltage drop across the resistors R 1 and R 3 , which is determined by flow of the current Ipi, the voltage level translator A 1 provides gate voltages Vpi, VP2 to the gate terminals
G
1 , G 2 , such as to take the switches T 1 and T 2 to the conduction state (ON state). The switches T 1 and T 2 are taken to the ON state and the input current IIN is free to flow toward the output YI. At this point, the voltage at the terminals BF* and BF- depends substantially on the voltage across the load L 1 but the voltage drop across the resistors R 1 and R 3 , due to flow of the current Ipi, ensures that the gate terminals G 1 , G 2 are always at voltages such as to maintain the switches
T
1 and T2 in conduction state. Therefore, with a control signal C 1 at a high logic level, whatever the voltage VIN and the input current IIN (within the specification range of the circuit), the switches
T
1 and T2 are always in ON state and the input current IIN can flow toward the output Y 1 . From the above, it is apparent that the voltage level translator A 1 provides a voltage level shifting of the control signal C1 to safely control the switches
T
I, T2, despite of the variations of the input voltage VIN, since these latter are constantly followed by the buffered voltage VBUF. Given that the terminals of the output Y 1 are preferably connected with direct polarity to the terminals of the output port 01, the output current IL supplied to the electrical load L 1 , has a waveform with the same polarity as the input current IIN. In other words, the condition IL 1 = IIN is obtained. In this way, when the output circuit NET 1 is enabled by the control signal C1 to transmit an 10 WO 2013/124178 PCT/EP2013/052672 input current IIN of pulse type toward the output port 01, the output current IIL has pulses with the same polarity and amplitude as the pulses of the input current IIN. When the terminal K 1 again receives a control signal C 1 at "low" logic level, the transistors T3 and T4 return to the cutoff state and ideally there should be no flow of the polarization current IPi. In this situation, in fact, the voltage level translator A 1 supplies, respectively to the gate terminals G 1 , G 2 voltages Vpi, VP2 such as to take the transistors T1 and T2 to cut-off state (OFF state). Regardless of this, due to the presence of stray capacitances between the gate terminals G 1 , G 2 and the terminal IN- of the input port IN, the transistors T1, T2 do not switch immediately but are taken to OFF state only when the input current IIN reaches zero, i.e. at the end of the input current pulse. Based on the above, it can be observed that: - activation of the output circuit NET 1 is determined simply by the transition of the control signal C1 from a "low" logic level to a "high" logic level; - deactivation of the output circuit NET 1 is instead determined by transition of the control signal C1 to "low" logic level and by passage of the input current IIN through zero. It is therefore evident how the output circuit NET 1 behaves, from a functional viewpoint, in a manner substantially similar to that of a DIAC electronic device. In an embodiment of the present invention, particularly suitable for use in a muscular or neuromuscular electrical stimulator, the switch circuit 1 comprises the fifth and sixth complementary switches T5, T6 that operate as current switches and that are electrically connected between the input port IN and the output port 01, in parallel with the switches TI, T2. The switch circuit 1 comprises a second control terminal K 2 for providing a second control signal C 2 of logic type. Preferably, the second control signal C 2 is received from the control stage COM. The switch circuit 1 comprises a second voltage level translator A 3 that is electrically connected with the buffer stage BUF, with the switches T5, T6 and with the control terminal
K
2 . The voltage level translator A 2 is adapted to provide a third and fourth gate voltage VP3, VP4 respectively at a third and fourth gate terminal G 3 , G 4 of the switches T5, T6 in order to control these latter through the control signal C 2 . Depending on the control signal C 2 , the switches T5, T6 can enable or disable the flow of the 11 WO 2013/124178 PCT/EP2013/052672 input current IIN from the input port IN to the output port 01, thereby providing or blocking a current path from the input port IIN towards the output port 01 for the input current IIN. The connectivity between the input port IN and each output port 01 is determined by the control signal C 2 and the output current provided by the switches T5, T6 is thus equal to (IIN
C
2 ), where C 2 is a logic signal having logic values equal to 0 or 1. The adoption of the voltage level translator A 3 for providing the gate voltages VP3, VP4 is quite advantageous since it allows to properly set the voltage across the gate-source junction of the switches T5, T6 in order to make it possible to control (in particular to turn on) them through the control signal C 2 . As shown in Fig. 3 and 6, the switches T5, T6, the voltage level translator A 3 and the control terminal K 2 form an output circuit NET 2 , which is comprised in an output stage M 1 of the switch circuit 1 and which is connected between the input port IN and the output port 01, as the output circuit NET 1 . Referring to Fig. 6, the output circuit NET 2 has a circuit structure similar to that of the circuit
NET
1 , described above. The output circuit NET 2 comprises a second output Y 2 electrically connected with the output port 01. The second output Y 2 comprises a pair of terminals (positive and negative) Y2, Y 2 electrically connected with the terminals 01, Of of the output port 01. Preferably, the output circuit NET 2 is electrically connected with the output port 01 in such a manner that the output current ILI, which is supplied by the output port 01 to the corresponding electrical load L 1 , has a waveform with reverse polarity with respect to that of the input current IIN. In this case, the terminals Y2, Y 2 of the output Y 2 are electrically connected with the terminals 01, Of of the output port 01 with reverse polarity, i.e. with the positive terminal Y2' electrically connected with the negative terminal Of and the negative terminal Y 2 electrically connected with the positive terminal 01( of the output port 01. Of course, the output circuit NET 2 may be electrically connected with the output port 01 in such a manner that the output current ILI has a waveform with direct polarity with respect to the input current IIN. The switch T5 is electrically connected between the positive terminal IN- of the input port IIN and the positive terminal Y2' of the output Y 2 and the switch T6 is electrically connected between the negative terminal IN- of the input port IIN and the negative terminal Y 2 of the output Y 2 . 12 WO 2013/124178 PCT/EP2013/052672 The switches T5 and T6 are complementary and preferably field effect transistors (FET or MOSFET), respectively of p- and n-port enhancement mode type. Advantageously, the switches T5 and T6 are arranged in such a manner as to have the drain terminals electrically connected with the terminals Y2' and Y 2 and the source terminals electrically connected with the terminals IN+ and IN-, respectively. In this way, when the transistors T5 and T6 are in conduction state (switches T5 and T6 in ON state), the input current IIN can flow from the terminals of the input port IN to the terminals of the output Y 2 . Instead, when the transistors T5 and T6 are in the cut-off state (switches T5 and T6 in OFF state), the passage of the input current IIN toward the output Y 2 is prevented. Preferably, the voltage level translator A 3 , adapted to control the transistors T5 and T6, is electrically connected between the terminals (positive and negative) BF+ and BF- of the buffer output BF and with the gate terminals G 3 , G 4 of the switches T5 and T6. The voltage level translator A 3 advantageously comprises a second polarization circuit formed by the circuit series consisting of the resistor R 11 , the seventh transistor T7, the resistor R 1 2 , the eighth transistor T8 and the resistor R 13 . The transistors T7 and T8 are preferably bipolar junction transistors (BJT), respectively of npn and pnp type, and are adapted to enable/prevent flow of a second polarization current IP2 along said second polarization circuit. Preferably, the transistor T7 has its collector terminal electrically connected with the resistor
R,
1 , in turn connected in series with the positive terminal BF+ of the buffer output BF, and is connected with the terminal K2, at the base terminal thereof The transistor T8 has the base terminal connected with ground and the collector terminal electrically connected with the resistor R 1 3 , in turn connected in series with the negative terminal BF- of the buffer output BF. The transistors T7 and T8 have their emitter terminals connected to the terminals of the resistor
R
12 . As an alternative, the transistors T7, T8 may have their base terminals connected to the ground and to the terminal K2, respectively. Preferably, the voltage level translator A 3 comprises a second circuit network to protect the gate terminals of the transistors T5 and T6 against over-voltages. This protective network advantageously comprises third and fourth over-voltage protection elements Dio and Dil (preferably Zener diodes) that are respectively connected between the gate terminals G 3 , G 4 of the transistorsT 5 and T6 and the terminals IN+ and IN- of the input 13 WO 2013/124178 PCT/EP2013/052672 port IN. Preferably, the voltage level translator A 3 also comprises some stabilizing circuit elements, such as the resistor R 15 and the capacitor Z 10 , connected in parallel with the resistor R 12 , and the protection resistor R 1 4 and R 16 connected in series with the base terminals of the transistors T7 and T8, respectively. Operation of the output circuit NET 2 is similar to that of the output circuit NET 1 . Let us assume that the output circuit NET 2 is initially in a deactivated state and the terminal
K
2 receives a logic control signal C 2 at "low" level. The transistors T7 and T8 are in the cut-off state and there is no flow of the polarization current IP2. In this situation, in the presence or absence of pulses of the input current IIN, the gate terminals of the switches T5 and T6 are always at gate voltages VP3, VP4 such as to maintain them in a cut-off state. Therefore, with a control signal C 2 , at a low logic level, the switches T 5 and T 6 remain in the OFF state and the input current IIN cannot in any case flow toward the output Y 2 . The output circuit NET 2 is therefore maintained in a deactivated or stand-by state. When the terminal K 2 receives a logic control signal C 2 at "high" level, the transistors T 7 and
T
8 switch to conduction state and the polarization current IP2 can flow. In this situation, due to the voltage drop across the resistors R11 and R 1 3 , determined by the flow of the current IP2, the gate terminals G 3 , G 4 of the transistors T5 and T6 are polarized at gate voltages VP3, VP4 such as to take the transistors T5 and T6 to conduction state. The switches T5 and T6 are then taken to the ON state and the input current IIN is free to flow toward the output Y 2 . At this point, the voltage at the terminals BF* and BF- depends substantially on the voltage across the load L 1 but the voltage drop across the resistors R11 and R 13 , due to circulation of the current IP2, ensures that the gate terminals G 3 , G 4 are always at gate voltages VP3, VP4 such as to maintain the transistors T5 and T6 in conduction state. Therefore, with a control signal C 2 at high logic level, whatever the voltage VIN and the input current IIN (within the specification range of the circuit), the switches T5 and T6 are always in the ON state and the input current IIN can in any case flow toward the output Y 2 . From the above, it is apparent that the voltage level translator A 3 provides a voltage level shifting of the control signal C 3 to safely control the switches T5, T6, despite of the variations of the input voltage VIN, since these latter are constantly followed by the buffered voltage VBUF. Given that the terminals of the output Y 2 are preferably connected with reverse polarity to the 14 WO 2013/124178 PCT/EP2013/052672 terminals of the output port 01, the output current IL supplied to the electrical load L 1 , will have a waveform with reverse polarity with respect to the input current IIN. In other words, the condition IL 1 = -IIN is obtained. In this way, when the output circuit NET 2 is enabled by the control signal C 2 to transmit a pulse type input current IIN toward the output port 01, the output current In has pulses with the same amplitude but with reverse polarity with respect to the pulses of the input current IIN. When the terminal K 2 once again receives a control signal C 2 at "low" logic level, the transistors T7 and T8 are again taken to the cutoff state and ideally there should be no flow of the polarization current IP2. In this situation, the voltage level translator A 3 supplies, respectively to the gate terminals of the transistors T5 and T6, gate voltages VP3, VP4 such as to take the same transistors T5 and T6 to the cut-off state. Regardless of this, due to the presence of stray capacitances between the gate terminals of the transistors T5, T6 and the terminal IN of the input port, the transistors T5, T6 do not switch immediately but are taken to the cut-off state only when the input current IIN reaches zero, i.e. at the end of the input current pulse. On the basis of the above, it can be observed that: - activation of the output circuit NET 2 is determined simply by transition of the control signal C 2 from a "low" logic level to a "high" logic level; - deactivation of the output circuit NET 2 is determined by transition of the control signal
C
2 at "low" logic level and by passage of the input current IIN through zero. Therefore, also the output circuit NET 2 behaves, from a functional viewpoint, in a manner substantially similar to that of a DIAC electronic device. Referring to Fig. 2, the high voltage switch circuit 1, which does not have multiplexing functionalities per se, is particularly suitable for implementation in a multiplexer 100. The multiplexer 100 comprises a common input port IN and a plurality of output ports 01, each of which can be selected by logic control signals. The multiplexer 100 receives an input current IIN at the input port IN and it directs it towards the selected output ports 01. The multiplexer 100 thus implements a multiplexing function of the type 1 ->N, with N>1, for the current signals received at the input port IN. The adoption of the high voltage switch circuit 1 in a multiplexer 100 is particularly advantageous for use in an electrical stimulator. In this case, each of the mentioned output ports can be electrically connected with a pair of 15 WO 2013/124178 PCT/EP2013/052672 stimulation electrodes and the output current, supplied by each output port, is the current effectively injected by the electrodes during stimulation, while the electrical load connected to each output port typically consists of the impedance offered by the stimulation electrodes and by the portion of the patient's body affected by the stimulation current. The multiplexer 100 comprises a common buffer stage BUF (as described above), which senses the voltage VIN between the terminals of the input port IN and provides, at the buffer output BF, a buffered voltage VBUF that substantially follows the input voltage VIN. The multiplexer 100 comprises a plurality of output stages M 1 , each of which is electrically connected with the input port IN, the common buffer stage BUF and a corresponding output port 01. Each of the output stages M 1 comprises the output circuit NET 1 and preferably also the output circuit NET 2 , as described above. Preferably, the control terminals K 1 (and possibly K 2 ) of each output stage M 1 are electrically connected with a common control stage COM that may be physically included in the multiplexer 1. It is apparent that the common buffer stage BUF and each of the output stages M 1 form a switch circuit 1, according to the invention, which is electrically connected between the input port IN and the corresponding output port 01 (Fig. 2). The operation of the multiplexer 100 is now briefly described. Normally, the output stages M 1 are maintained in a deactivated state. Therefore, the control signals sent by the control stage COM are normally maintained at a "low" logic level. To direct the input current IIN toward any desired output port 01, the control stage COM must activate the output circuit NET 1 (or optionally the output circuit NET 2 ) of the output stage M 1 , which is operatively associated with the chosen output port 01. The control signal C 1 (or possibly C 2 ) sent to the output circuit NET 1 (or possibly NET 2 ) of the output stage M 1 , is therefore taken to "high" logic level, enabling the input current IIN to flow toward the output port 01. If the output Y 1 (or possibly Y 2 ) of the output circuit NET 1 (or NET 2 ) is connected with direct polarity to the output port 01, the output current IIL has the same waveform as the input current IIN. If the output Y 1 (or possibly Y 2 ) of the output circuit NET 1 (or NET 2 ) is connected with reverse polarity to the output port 01, the output current IIL has a waveform with pulses of opposite polarity with respect to the input current IN. 16 WO 2013/124178 PCT/EP2013/052672 It can be noted how by suitably managing the output circuit NET 1 (or NET 2 ), one or more pulses of the input current IIN can be "neutralized", simply by maintaining the control signals
C
1 (or C 2 ) in the "low" logic state. The pulses of the input current IIN thus "neutralized", do not appear, with direct or reverse polarity, in the output current IIL. In this case, the output current IIL has a different time distribution of the pulses, with respect to the input current IIN. Operation of the output stage M 1 , as adjusted by the control signals C 1 , C 2 , can be summarized in the following exemplificative table:
C
1
C
2 M IL 0 0 OFF 0 0 1 Circuit NET 2 ON (reversing) -IIN 1 0 Circuit NET 1 ON (not reversing) IIN 1 1 Short circuit 0 (VIN=0) From the table above it is evident how the output current from each output stage M 1 is equal to (IIN * C1) or (IIN * C 2 ), where C 1 , C 2 are logic signals that assume the logic values 0 or 1. The multiplexer 1 is therefore not only capable of reversing the polarity of the pulses of the input current IIN (for example, by alternately activating the switching circuits NET 1 and NET 2 , where both are present) but also of modifying the waveform of this latter. The use of the switching circuits NET 1 and (optionally) NET 2 in each output stage M 1 , with the functionalities described above, is particularly useful in the case in which the multiplexer is used in a muscular or neuromuscular electrical stimulator. For different biomedical applications or for other scopes of use of the multiplexer 1, the output stages M 1 may however have different structure and functionality and comprise only the output circuit NET 1 . It has been seen in practice how the high voltage switch circuit 1, according to the present invention, allows the set objects to be achieved. With respect to prior art devices, the switch circuit 1 has improved functionalities, in terms of reduction of dissipated power and high impedance of inputs/outputs. The switch circuit 1 ensures effective high impedance of inputs and outputs. It is arranged in such a manner that the voltages present between the terminals of the input port IN, of any output port 01 and of the buffer output BF are virtually floating with respect to ground. An advantage of the switch circuit 1 is the absence of working point bias currents for the 17 WO 2013/124178 PCT/EP2013/052672 active elements (transistors). This substantially reduces the power consumption to what is caused by leakage currents in the transistors. Additional power consumption in active state is caused by charging/discharging of the parasitic capacitances trough the polarization currents Ip, IP2. This can be minimized through reducing the time periods during which the control signals C 1 , C 2 are at a logic level commanding the ON state for the switches T1, T2, T5, T6. This is basically a design factor that depends on the parasitic capacitances, mainly in said switches. The switch circuit 1 is particularly suitable for operating in the presence of high voltages to the terminals of the input port IN or of the output port. For this purpose, it is sufficient to select in the most appropriate manner the type of transistor of each output stage. The switch circuit 1 is characterized by considerable flexibility of use. It is particularly suitable for use in biomedical applications, such as in a muscular or neuromuscular electrical stimulator. In this application, the use of the output circuits NET 1 and NET 2 for the output stage M 1 , according to the description above, enables simple and effective adjustment of the polarity and time distribution of the output current 'LI, at each output port 01. However, the switch circuit 1 can be easily integrated in other biomedical applications, for example in ultrasonic devices or micro-electromechanical devices or systems (MEMS). The switch circuit 1 has a simple structure and is easy and inexpensive to produce at industrial level, with manufacturing techniques using discrete or integrated components. 18

权利要求:
Claims (15)
[1] 1. A high voltage switch circuit (1) characterized in that it comprises an input port (IN) and an output port (01), a buffer stage (BUF) that is electrically connected with said input port, a first switch (TI) and a second switch (T2) operating as current switches, which are complementary and are electrically connected between said input port (IN) and said output port (01), a first control terminal (Ki) for providing a first control signal (CI), a first voltage level translator (Al) that is electrically connected with said buffer stage (BUF), with said first and second switch (TI, T2) and with said first control terminal (KI), said first voltage level translator providing a first and second gate voltage (VPi, VP2) at a first and second gate terminal (GI, G 2 ) of said first and second switch (TI, T2) to control said first and second switch (TI, T2) through said first control signal (CI), said first and second switch, controlled by said first control signal (CI), enabling or disabling the flow of an input current (IIN) from said input port to said output port.
[2] 2. The high voltage switch circuit, according to claim 1, characterized in that said first and second switch (TI, T2) are field effect transistors.
[3] 3. The high voltage switch circuit, according to one or more of the previous claims, characterized in that said first voltage level translator (A1) is electrically connected between a pair of terminals (BF-, BF) of a buffer output (BF) of said buffer stage (BUF), said voltage level translator comprising a third transistor (T3) and a fourth transistor (T4) to provide said first and second gate voltage (VPi, VP2), said third and fourth transistor (T3, T4) being electrically connected with said first control terminal (Ki) and to ground, respectively, or viceversa.
[4] 4. The high voltage switch circuit, according to one or more of the previous claims, characterized in that said first voltage level translator (A1) comprises a first over-voltage protection element (DI) that is electrically connected between the first gate terminal (GI) of said first switch (TI) and a positive terminal (IN-) of said input port (IN) and a second over-voltage protection element (D 2 ) that is electrically connected between the second gate terminal (G 2 ) of said second switch (T2) and a negative terminal (IN-) of said input port (IN).
[5] 5. The high voltage switch circuit, according to one or more of the previous claims, characterized in that said buffer stage (BUF) comprises: - a first sensing circuit (B1), electrically connected with a positive terminal (IN-) of said input port (IN), with a first sensing node (SI) and with a first power supply (Vcc), said first sensing circuit sensing the voltage of the positive terminal (IN-) of said input port 19 WO 2013/124178 PCT/EP2013/052672 (IN) and establishing a voltage offset with respect thereto; - a first voltage follower circuit (F 1 ), electrically connected with said first sensing node (SI), with a positive terminal (BF) of the buffer output (BF) of said buffer stage (BUF) and with a high voltage second power supply (Vpp), said first voltage follower circuit providing a voltage at the positive terminal (BF) of the buffer output (BF), which follows the voltage of the positive terminal (IN-) of said input port (IN); - a second sensing circuit (B 2 ), electrically connected with a negative terminal (IN-) of said input port (IN), with a second sensing node (S2) and with a third power supply (VDD), said second sensing circuit sensing the voltage of the negative terminal (IN-) of said input port (IN) and establishing a voltage offset with respect thereto; - a second voltage follower circuit (F 2 ), electrically connected with said second sensing node (S2), with a negative terminal (BF) of said buffer output (BF) and with a high voltage fourth power supply (VNN), said second voltage follower providing a voltage at the negative terminal (BF) of the buffer output (BF), which follows the voltage of the negative terminal (IN-) of said input port (IN).
[6] 6. The high voltage switch circuit, according to one or more of the previous claims, characterized in that it is operatively associated with or it comprises a control stage (COM) that outputs said first control signal (C 1 ).
[7] 7. The high voltage switch circuit, according to one or more of the previous claims, characterized in that it comprises a fifth switch (T5) and a sixth switch (T6) operating as current switches, which are complementary and are electrically connected between said input port (IN) and said output port (01), in parallel with respect to said first and second switch (TI, T2), a second control terminal (K 2 ) for providing a second control signal (C 2 ), a second voltage level translator (A 3 ) that is electrically connected with said buffer stage (BUF), with said fifth and sixth switch (T5, T6) and with said second control terminal (K 2 ), said second voltage level translator providing a third and fourth gate voltage (VP3, VP4) at a third and fourth gate terminal (G 3 , G 4 ) of said fifth and sixth switch (T5, T6) to control said fifth and sixth switch (T5, T6) through said second control signal (C 2 ), said fifth and sixth switch, controlled by said second control signal (C 2 ), enabling or disabling the flow of an input current (IIN) from said input port to said output port.
[8] 8. The high voltage switch circuit, according to claim 7, characterized in that said fifth and sixth switch are field effect transistors.
[9] 9. The high voltage switch circuit, according to one or more of the claims from 7 to 8, characterized in that it comprises a first output (Yl) that is electrically connected with said 20 WO 2013/124178 PCT/EP2013/052672 first and second switch (T1, T2) and a second output (Y 2 ) that is electrically connected with said fifth and sixth switch (T5, T6), said first output (Y 1 ) being electrically connected with said output port (01) with a direct polarity and said second output (Y 2 ) being electrically connected with said output port (01) with an inverse polarity, or viceversa.
[10] 10. The high voltage switch circuit, according to one or more of the claims from 7 to 9, characterized in that said second voltage level translator (A 2 ) is electrically connected between a pair of terminals (BF-, BF) of a buffer output (BF) of said buffer stage (BUF), said voltage level translator comprising a seventh transistor (T7) and a eighth transistor (T8) to provide said third and fourth gate voltage (VP3, VP4), said seventh and eighth transistor (T7, T8) being electrically connected with said second control terminal (K 2 ) and to ground, respectively, or viceversa.
[11] 11. The high voltage switch circuit, according to one or more of the claims from 7 to 10, characterized in that said second voltage level translator (A 2 ) comprises a third over voltage protection element (Dio) that is electrically connected between the third gate terminal (G 1 ) of said fifth switch (T5) and a positive terminal (IN-) of said input port (IN) and a fourth over-voltage protection element (DII) that is electrically connected between the fourth gate terminal (G 4 ) of said sixth switch (T6) and a negative terminal (IN-) of said input port (IN).
[12] 12. A high voltage current multiplexer (100) characterised in that it comprises a high voltage switch circuit (1), according to one or more of the previous claims.
[13] 13. A muscular or neuromuscular electrical stimulator characterized in that it comprises a high voltage switch circuit (1), according to one or more of the previous claims.
[14] 14. An ultrasonic device characterized in that it comprises a high voltage switch circuit (1), according to one or more of the claims from 1 to 11.
[15] 15. A micro-electromechanical device characterized in that it comprises a high voltage switch circuit (1), according to one or more of the claims from 1 to 11. 21

类似技术:

公开号 | 公开日 | 专利标题

US9866209B2|2018-01-09|Radio frequency switch with improved switching time

US8138805B2|2012-03-20|Complementary high voltage switched current source integrated circuit

JP5537270B2|2014-07-02|Output circuit

US20110096446A1|2011-04-28|Electrostatic discharge clamp with controlled hysteresis including selectable turn on and turn off threshold voltages

US8134400B2|2012-03-13|Semiconductor circuit

WO2008013724A2|2008-01-31|Improved controller for oring field effect transistor

US8629709B2|2014-01-14|High frequency switch circuit device

US8633745B1|2014-01-21|Circuits and related techniques for driving a high side of a half bridge circuit

US10074647B2|2018-09-11|ESD protection circuit for providing cross-domain ESD protection

JP2006304013A|2006-11-02|Switch circuit

US9094008B2|2015-07-28|High voltage switch in low voltage process

AU2010245759A1|2011-11-24|High temperature gate drivers for wide bandgap semiconductor power JFETS and integrated circuits including the same

JP5330560B2|2013-10-30|Apparatus and method for obtaining auxiliary voltage from control signal

KR20130112308A|2013-10-14|Tunable capacitor

US9900003B2|2018-02-20|High voltage current switch circuit

US9778348B1|2017-10-03|Symmetric receiver switch for bipolar pulser

CN108153371B|2021-05-11|Base current compensation for BJT current mirror

Cai et al.2017|Gate driver IC for GaN GIT for high slew rate and cross conduction protection

US9621149B2|2017-04-11|Bootstrapped switch with a highly linearized resistance

US10426431B2|2019-10-01|Protection circuit

US9318973B2|2016-04-19|Driving device

JP4641660B2|2011-03-02|Level shift circuit

US5404052A|1995-04-04|Base drive circuit

CN105897246B|2020-10-02|Voltage level shifter for high voltage applications

US20210088638A1|2021-03-25|Symmetric receiver switch for ultrasound devices

同族专利:

公开号 | 公开日

EP2817883B1|2016-06-15|

AU2013224322B2|2017-04-13|

US20150057539A1|2015-02-26|

US9900003B2|2018-02-20|

WO2013124178A3|2013-11-21|

ITTV20120026A1|2013-08-23|

CN104160622A|2014-11-19|

CN104160622B|2017-03-01|

ES2590854T3|2016-11-23|

CA2863451A1|2013-08-29|

EP2817883A2|2014-12-31|

WO2013124178A2|2013-08-29|

引用文献:

公开号 | 申请日 | 公开日 | 申请人 | 专利标题

CA2006631C|1989-12-22|1995-04-11|Mitunori Takeuchi|Bio stimulating device|

US5052391A|1990-10-22|1991-10-01|R.F.P., Inc.|High frequency high intensity transcutaneous electrical nerve stimulator and method of treatment|

US5769875A|1994-09-06|1998-06-23|Case Western Reserve University|Functional neuromusclar stimulation system|

US5951660A|1996-12-12|1999-09-14|Alcatel Alsthom Compagnie Generale D'electricite|Current control interface arrangement|

US6212429B1|1998-10-13|2001-04-03|Physio-Control Manufacturing Corporation|Method and apparatus for converting a monophasic defibrillator to a biphasic defibrillator|

US6995599B2|2003-08-26|2006-02-07|Texas Instruments Incorporated|Cross-conduction blocked power selection comparison/control circuitry with NTC trip voltage|

US20090132010A1|2007-11-19|2009-05-21|Kronberg James W|System and method for generating complex bioelectric stimulation signals while conserving power|

WO2009131749A2|2008-02-28|2009-10-29|Proteus Biomedical, Inc.|Integrated circuit implementation and fault control system, device, and method|

EP2482921B1|2009-09-29|2015-11-11|Yeditepe Universitesi|Power management techniques for implanted stimulators|CN104117144B|2014-07-29|2016-04-13|成都千里电子设备有限公司|Electrode slice gear output control circuit|

JP6415265B2|2014-11-19|2018-10-31|キヤノン株式会社|Protection circuit|

法律状态:
2017-08-10| FGA| Letters patent sealed or granted (standard patent)|

优先权:

申请号 | 申请日 | 专利标题

ITTV2012A000026||2012-02-22||

IT000026A|ITTV20120026A1|2012-02-22|2012-02-22|A HIGH VOLTAGE MULTIPLEXER DEVICE FOR SWITCHING CURRENT PULSES|

PCT/EP2013/052672|WO2013124178A2|2012-02-22|2013-02-11|High voltage current switch circuit|

[返回顶部]